



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 4852

| | | | | |
|-----------------------------|-----------------------------------|--------------|------------------------|---|
| SERIAL NUMBER 10/695,336 | FILING DATE 10/28/2003 RULE | CLASS 438 | GROUP ART UNIT 2813 | ATTORNEY DOCKET NO. BUR920010184US2 |
|-----------------------------|-----------------------------------|--------------|------------------------|---|

APPLICANTS

Peter J. Geiss, Underhill, VT;

Joseph R. Greco, South Burlington, VT;
Richard S. Kontra, Williston, VT;Emily Lanning, Westminster, SC;

** CONTINUING DATA *****

This application is a DIV of 10/147,270 05/15/2002 PAT 6,682,992 *nb*

** FOREIGN APPLICATIONS ***** *none nb*

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 01/28/2004

| Foreign Priority claimed | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no | STATE OR COUNTRY | SHEETS | TOTAL | INDEPENDENT |
|---|--|---------------------|---------------|--------------|-------------|
| 35 USC 119 (a-d) conditions met | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after | VT | DRAWING 17 | CLAIMS 13 | CLAIMS 2 |
| Verified and Acknowledged Examiner's Signature <i>Alma Berg</i> | Initials <i>AB</i> | | | | |

ADDRESS

24241
IBM MICROELECTRONICS
INTELLECTUAL PROPERTY LAW
1000 RIVER STREET
972 E
ESSEX JUNCTION , VT
05452

TITLE

Method of controlling grain size in a polysilicon layer and in semiconductor devices having polysilicon structures

| |
|---|
| <input type="checkbox"/> All Fees |
| <input type="checkbox"/> 1.16 Fees (Filing) |
| <input type="checkbox"/> 1.17 Fees (Processing Ext. of |

FILING FEE FEES: Authority has been given in Paper